simulate DFIFO by using modelsim, outptout ports are zzzz

I use moselsim SE 10.1a to simulate DFIFO. Quartus ii software version is 12.0. DFIFO has six input ports and three outputs. I give DFIFO six input signals, including aclr, inputdata, rdclk, wrclk, r...