set_multicycle_path -setup & -hold for the flash_data[*] or set_max_delay or set_input_delay ?

I have a PFL (within CPLD MAX V) interfacing with the flash device and FPGA (Cyclone V) Do we need to set_multicycle_path -setup & -hold for the flash_data[*] ? Does it take multiple clock cycles...