Forum Discussion
Altera_Forum
Honored Contributor
11 years agoSERDES IP core for LVDS interfacing
Hello everyone, I need to do some video bypassing project on Cyclone V FPGA, which receives video from 28bits DVI and serialize them to 4bits LVDS interface, in order to display the video on LCD ...
Altera_Forum
Honored Contributor
11 years agohie gladys,
Maybe you wanna include a screenshot of your QII window? I am using the QII Web Edition, v14.0, for CV as well. i don't have this issue. You should be able 2 pull out the ALTLVDS_TX IP 2 ways: a. add a symbol > libraries > megafunctions > IO > ALTLVDS_TX b. IP catalog > search for LVDS i attached 2 screenshots, which hopefully is helpful to you. thanx https://www.alteraforum.com/forum/attachment.php?attachmentid=10741 https://www.alteraforum.com/forum/attachment.php?attachmentid=10742