Altera_ForumHonored Contributor10 years agoSERDES IP core for LVDS interfacing Hello everyone, I need to do some video bypassing project on Cyclone V FPGA, which receives video from 28bits DVI and serialize them to 4bits LVDS interface, in order to display the video on LCD ...Show More
Altera_ForumHonored Contributor10 years agoGo to the IP Catalog and type lvds. There should be the ALTLVDS_TX. Try this one
Recent DiscussionsAgilex 7 slew rate reconfigurationSolvedAgilex-7 AXI MCDMA for PCIe hangConstraints not being picked for DCFIFOCan't generate F-Tile Ethernet Hard IP Design ExampleMAX10 TSE reference design