Sdram high preformance MegaCore

Hi all, I am trying to create three SDRAM Mega cores controllers that will work sepratly. After creating the MegaCores I discovered that there is usage of tree pll's in my design. Could I reduce t...