SDRAM controller for DE0-nano

Question

Hi,

I wish to add an SDRAM memory controller in qsys for the Cyclone IV E on a DE0-nano development board. It states that the DE0-nano board has 32 MB of SDRAM. When I add the controller, I am not sure which parameters to select like architecture, address width etc. Would anybody know this? Thanks in advance

altera_forum · Answer

The DE0-nano CD-ROM from Terasic has an example, as does the zip file I provided for you in this thread ...  http://www.alteraforum.com/forum/showthread.php?t=45927  Cheers, Dave

Forum Discussion

SDRAM controller for DE0-nano

1 Reply

Recent Discussions

Can't generate F-Tile Ethernet Hard IP Design Example

Agilex 7 slew rate reconfiguration

Where is High Speed Transceiver Demo Design in FPGA Wiki ?

Avalon-MM Cyclone V Hard IP for PCI Express Intel FPGA IP Soft Reset and Hard Reset

Stratix 10 Transceiver PHY bonding and multiple TX PLL clock inputs (for DisplayPort TX)