SDRAM controller for DE0-nano

Hi,

I wish to add an SDRAM memory controller in qsys for the Cyclone IV E on a DE0-nano development board. It states that the DE0-nano board has 32 MB of SDRAM. When I add the controller, I am not sure which parameters to select like architecture, address width etc. Would anybody know this? Thanks in advance