Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributorsdi IP core bug?
Hi,evrybody, I use EP3C5E144,use SDI core RX only,that mean it recieve the SDI and convernt to parallel signals,but the rx_clk is always keep "1",I think it should 27M clock,or not?Can you help me?
Altera_ForumHonored Contributor
Honored ContributorI doubt the core changed from Quartus 10.1sp1, so it should work fine - I've tested the core. What clocks do You supply for the core? Afaik there's no 27MHz output, only 135MHz, so You need to supply 337,5MHz, 337,5MHz + 90deg and 135MHz clocks. It'll have valid pin every 5 clock periods.
