Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

RTL simulation with symbol converted in HDL

I have a simple project with a single schematic file that uses the 7493 counter taken from the "others | maxplus" library of symbols. It's a TTL numerated symbol that maps the old TTL discrete log...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

cool :)

you could write a script to dump all of those .bdf files to Verilog to save some time in the future