Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. IP & Transceiver

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Representation

Hi,

Can I represent Transfer function block in Matlab Simulink by DSP builder block?

Thank you
No RepliesBe the first to reply

Recent Discussions

  • alin84_gtri's avatar
    CORDIC ATan2 Failed to Generate
    2 hours ago
    alin84_gtri
  • UserID4331231's avatar
    F-Tile Ethernet Hard IP Design Example - Testbench
    2 hours ago
    UserID4331231
  • UserID4331231's avatar
    F-tile-ethernet-hard-ip TX/RX MAC Segmented Client Interface
    2 hours ago
    UserID4331231
  • PixelPusher's avatar
    F-tile 10GBASE-R firecode FEC IP (Agilex 7)
    2 hours ago
    PixelPusher
  • fa_fpga_enthusiast's avatar
    Inquiry: Reference Clock Jitter Limits for 1G Operation on Agilex 5
    2 hours ago
    fa_fpga_enthusiast
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo