Altera_ForumHonored Contributor16 years agoRegarding IP core H/W tcl file Hi All, I am tring to design SOPC componet with 2 Avalon Memory Mapped Slave Interfaces with two seprate clock so is it possible to create such type of componet? Thamks in advance Reg...Show More
Altera_ForumHonored Contributor16 years agohi, thnks a lot with this i got the solution of my problem...!! Rgds DG
Recent DiscussionsAvalon Transaction Responses & BridgesSerialLite II license for Arria10 FPGAAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedCORDIC ATan2 Failed to GenerateConfigurable transceiver enableSolved