Altera_ForumHonored Contributor14 years agorefclk of alt2gxb must be a differential clock input?use refclk0 to drive transmitter's tx_pllclk, must refclk0 be a differential clock? but if use a global clock to train the transmitter's pll, it seems to right. anybody can help me....
Recent DiscussionsPCIe Enumeration Failure for CXL IPBehavior of 10 GX Avalon-MM Interface for PCI Express* IP Core when byteenable=16'h0000Regarding MIPI CSI 2 TXHow to Prevent Agilex 7 F-tile PMA Direct PHY TX Lane SkewAgilex 7 R-Tile CXL Type-2 IP Hang with Incomplete CXL.cache Operations