Altera_ForumHonored Contributor14 years agorefclk of alt2gxb must be a differential clock input?use refclk0 to drive transmitter's tx_pllclk, must refclk0 be a differential clock? but if use a global clock to train the transmitter's pll, it seems to right. anybody can help me....
Recent DiscussionsAgilex-7 AXI MCDMA for PCIe hangConstraints not being picked for DCFIFOCan't generate F-Tile Ethernet Hard IP Design ExampleMAX10 TSE reference designAccessing registers in the PCIE IP beyond MCDMA using system console