Receive Transceiver clock recovery problem without loopback
Hi, I am working on a high speed optical fiber link between two FPGAs. Now the design seems to work perfectly in a loopback setting. But when I connect two boards together, download the ex...