Altera_ForumHonored Contributor17 years agoReading DDR2 Datas => errorsSorry, I made a double thread... The correct thread is here: http://www.alteraforum.com/forum/showthread.php?t=5123 If an admin could erase this one! Thanks :D
Recent DiscussionsJESD204B Multi-Link Implementation with AD9695 ADCs Having Different Lane Counts (L=4 and L=2)Cyclone 10 GX Transceiver Power-Up Calibration Time (~353 ms) Analysis RequestTeransceiver & FPGAF-tile ethernet hard ip in agilex7System ID IP Timestamp Issue