Read a signal via SMA cable

You need the documentation from the ADC chip, it should give you some idea of the signalling/framing used to get data into the FPGA. It may be eg. SPI or some custom parallel bus. Once you have the data through the appropriately configured IO pins you need to shape the payload part as an Avalon-ST bus to have it easily consumed by DSP Builder.