pki_rhNew Contributor4 years agoUniversity Program IP - RS232 UARTI'm trying to generate and instantiate a UART using the University Program IP (RS232 UART) and Quartus Prime Lite (ver 21.1). Quartus displays the following error when I try to synthesize the project...Show More
Recent DiscussionsJESD204B Multi-Link Implementation with AD9695 ADCs Having Different Lane Counts (L=4 and L=2)Cyclone 10 GX Transceiver Power-Up Calibration Time (~353 ms) Analysis RequestAgilex‑7 F‑Tile Dynamic Reconfiguration Conflict Between HDMI and SDI RXStratix 10 fPLL is cascade source mode doesn't lockIs it possible to add on-screen display to the SDI output of an SDI II FPGA IP?