H-tile Hard IP for Ethernet Intel FPGA IP error

I generated a 100G H-tile Hard IP for Ethernet Intel FPGA IP, but when I compile the project it fails My device is Stratix 10 MX development board ( set_global_assignment -name DEVICE 1SM21BHU...