Forum Discussion

drbarryh's avatar
drbarryh
Icon for Occasional Contributor rankOccasional Contributor
1 month ago

Confusion for TX Clock direction for Triple Speed 1G Ethernet IP?

Hello ALTRA IP experts, Can anybody please explain to me why, when i set the Triple Speed Ethernet IP up for RGMII mode, the tx clock for the MAC is set as an input? eth_tse_0_pcs_mac_tx_clock_clk ...
Ethernet
general
FvM's avatar
FvM
Icon for Super Contributor rankSuper Contributor
1 day ago

Hi Barry,
according to TSE IP User Guide, tx_clk has to be send to RGMII PHY and TSE IP by your design. A programmable clock divider is required to support 10 and 100 MBit mode.

 


Regards
Frank