Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributorrdusedw not count in my dcfifo
rdusedw not count in my dcfifo EP3C16F256C8N Quartus II 9.1 sp2 a dcfifo generated by megawizard plugin manager. rdclk: 75MHz wrclk: 40MHz this is a snipping image of a running signal...
Altera_ForumHonored Contributor
Honored Contributorpossibility 1: is rdclk connected to fifo?
possibility 2: you have plenty of delay. Have you looked further down in signaltap? possibility 3: you have written till fifo was full and stayed full with rdcounter rolled over to zero and stayed at zero.
