Forum Discussion
Altera_Forum
Honored Contributor
15 years agopossibility 1: is rdclk connected to fifo?
possibility 2: you have plenty of delay. Have you looked further down in signaltap? possibility 3: you have written till fifo was full and stayed full with rdcounter rolled over to zero and stayed at zero.