R-Tile Message Bus Signals

Question

In the R-Tile user guide, here:https://www.intel.com/content/www/us/en/docs/programmable/683501/25-1-1/message-bus-signals.htmlthe bus signal format documentation is missing. Where can I find documentation relating to those signals?

rongy_altera · Answer

Hi,
The PHY interface for the PCIe is a standard and has a specification. You can find the Message Bus Interface section in the spec.
&nbsp;
Regards,
Rong
&nbsp;

Forum Discussion

R-Tile Message Bus Signals

1 Reply

Recent Discussions

F-Tile PCIe Root Port 1x Gen3x4 - Configuration Read Type 0 receives no answer

[Test] Agilex 5 TX PLL sharing

QPP 26.1 fails to generate PLL IP

[Test] Agilex 7 F-Tile PCIe mode supports

Altera Agilex PCIe core