Altera_ForumHonored Contributor15 years agoQuestion on niosII UDPoffload reference design Hi all, Currently I am running NiosII UDP Offload reference design from (http://www.alterawiki.com/wiki/nios_ii_udp_offload_example). I believe during initialization, both MAC registers and PHY...Show More
Recent DiscussionsCyclone-V SCFIFO with M10K/MLAB memory - adding ECCAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedAgilex 7 slew rate reconfigurationSolvedAgilex-7 AXI MCDMA for PCIe hangConstraints not being picked for DCFIFO