Question about the Avalon ST interface from PCIe Hard IP

Good point on the tag. I only throttle between packets (and doubt that will ever happen in my design). I am putting everything into FIFOs for later handling (a read request FIFO and a write FIFO; eventually one per channel).