Altera_ForumHonored Contributor15 years agoQuartus II v10 DDR3 timing problem Hello I have problems compiling an unofficial reference project for the Arria II GX FPGA Development Kit (http: // www .altera.com/products/devkits/altera/kit-aiigx-pcie.html). The project...Show MoreTimeQuest.zip1.7 MB
Altera_ForumHonored Contributor15 years agoHi kongsovs and ra2m, Did you find any solution to this problem?
Recent DiscussionsJESD204B Multi-Link Implementation with AD9695 ADCs Having Different Lane Counts (L=4 and L=2)Cyclone 10 GX Transceiver Power-Up Calibration Time (~353 ms) Analysis RequestTeransceiver & FPGAF-tile ethernet hard ip in agilex7System ID IP Timestamp Issue