Forum Discussion
Altera_Forum
Honored Contributor
10 years agoHi Ted,
My processing chain is summarized as below: TPG->ITL->CPR->CVO , No proper test pattern output plus CVO underflow bit is high. TPG->ITL->CPR->VFB->CVO, Proper test pattern with distortion(artifact) , underflow bit is low. Regards, Vidya