Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Problem with integer variable and vector range

My code: Int is an Integer Variable OutputNumber is a Std_logic_Vector Input Int <= conv_integer(OutputNumber); MyVector(37 downto (38-Int)) <= Temp(37 downto (38-Int)); Quart...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Amilcar has already explained, that your code isn't valid VHDL. Try as I suggested or use a similar construct according to VHDL syntax rules.