Altera_ForumHonored Contributor17 years agoProblem with DDR SDRAM controller (words swapped) I'm using version 8.0 of the Altera DDR SDRAM controller to interface to a Micron MT46V16M16BG-6 SDRAM. The control signals between my local controller and the Altera DDR SDRAM block look fine when I...Show More
Altera_ForumHonored Contributor15 years agoMaybe this is also the board trace problem! Anyway, Thanks a lot!
Recent DiscussionsCan't generate F-Tile Ethernet Hard IP Design ExampleAgilex 7 slew rate reconfigurationConstraints not being picked for DCFIFOCyclone 10 GX IBIS-AMI modelsF-Tile Ethernet Hard IP (100G)