Altera_ForumHonored Contributor17 years agoProblem with DDR SDRAM controller (words swapped) I'm using version 8.0 of the Altera DDR SDRAM controller to interface to a Micron MT46V16M16BG-6 SDRAM. The control signals between my local controller and the Altera DDR SDRAM block look fine when I...Show More
Altera_ForumHonored Contributor17 years agoDoes it work with the example driver and the PLL generated by the Megacore?
Recent DiscussionsStratix 10 fPLL is cascade source mode doesn't lockmipi csi2 tx, upper limit of video widthAgilex 5 SDI 148.5 and 148.35 MHz refclksAVST FIFO and AVST Demultiplexer IP Simulation BehaviorSolvedSystem ID IP Timestamp Issue