Problem of Viterbi decoder

Hi all,

I am using the altera viterbi ip core, while I am stucked with the configuration.

For my situation, I use parallel mode with continous optimization, and I kept signal "source_rdy", "sink_val" high all the time, with a random input, but the output is not what it supposes to be. Can anyone help me with this?

Thanks in advance

George