Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Problem of Stratix IV GX transceiver

Hi: I use Altgxb IPcore to design a transceiver with EP4SGX230KF40 in quartus II 9.1. When i do timing simulation in modelsim 6.5b,the busy signal in reconfig module could set to '1' in sev...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Apparently, your reset circuitry does not initialize the GX properly. The busy signal not deasserting means the transmitter part is not ready for data traffic, let alone the receiver part. Are you (de)asserting the pllpowerdown, tx_digitalreset, rx_analogreset and rx_digitalreset signals in the right manner?

Can you post the code of your reset sequence state machine?

You should read page 4-4 onwards, (chapter 4 of handbook vol.2). Especially figure 4-4 on page 4-8 contains a lot of essential info.