Forum Discussion

Honored Contributor

16 years ago

Problem of Stratix IV GX transceiver

Hi: I use Altgxb IPcore to design a transceiver with EP4SGX230KF40 in quartus II 9.1. When i do timing simulation in modelsim 6.5b,the busy signal in reconfig module could set to '1' in sev...

Altera_Forum

Honored Contributor

16 years ago

I haven't simulated the reconfig module for Stratix IV GX yet. However, I seem to remember a few issues with Stratix II GX:

http://www.altera.com/support/kdb/solutions/rd06292006_250.html?gsa_pos=1&wt.oss_r=1&wt.oss=alt2gxb_reconfig%20simulation

And I'm trying to find it but it seems you had to manually force a signal low at the beginning of the simulation.

Jake

Forum Discussion

Problem of Stratix IV GX transceiver

Recent Discussions

SerialLite II license for Arria10 FPGA

Agilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wanted

CORDIC ATan2 Failed to Generate

Configurable transceiver enable

Where is High Speed Transceiver Demo Design in FPGA Wiki ?