Problem MegaCore TSE Compile

Question

Having problem getting TSE IP Megacorefunction to successfully compile. Using QII ver 10.

I get error message " Family name "Stratic II" is illegal. I checked my device configuration and I have CycIII device selected. So I don't understand the message.

Any ideas?

This is my 1st time trying to program FPGA and use TSE IP.

altera_forum · Answer

there is a bug which requires Stratix II support to be installed even if you're not using it. see page 24 of the release notes:  http://www.altera.com/literature/rn/rn_qts.pdf

Forum Discussion

Problem MegaCore TSE Compile

1 Reply

Recent Discussions

Agilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wanted

Agilex 7 I Series Development Kit: External hardware access error when programming

Inquiry: Reference Clock Jitter Limits for 1G Operation on Agilex 5

F-tile 10GBASE-R firecode FEC IP (Agilex 7)

F-Tile Ethernet Hard IP Design Example - Testbench