PLL does not lock anymore after connecting DDR3

Hi I'm designing a system with an NIOS and a DDR3 HMI. The fist shot was to implement the NIOS with internal RAM and a PLL. The PLL generates 50MHz from my connected 25MHz crystal. This s...