Forum Discussion

Bishnu's avatar
Bishnu
Icon for New Contributor rankNew Contributor
6 months ago

Platform Designer and DSP Builder

Hi Intel Community, I have a query about how Platform Designer works with DSP Builder. For example: I have an example design for DSP builder for FFT in Quartus itself. When I run DSP builder and ...
Pcie
Bishnu's avatar
Bishnu
Icon for New Contributor rankNew Contributor
6 months ago


Hi Sstrell,
That means I have to make the system from scratch, including adding IPs and all. I design a model in DSP Builder, I run it, and get a .qpf file generated by DSP Builder. I create a .qsys file for the .qpf file generated by DSP Builder example for FFT. And, I created a board XML file. Yes, I got the same GUI interface, only clk and resets. I think now I have to add IPs and all and make a connection between the IPs, and run it in an FPGA. By default, there are clk and resets. I can add the IP i designed from DSP Builder, generate files from this platform designer, and compile it in Quartus to get a bitstream. So fat this is my understanding.