Altera_ForumHonored Contributor16 years agoPhy Input Clock DP83848C PHYTER Hi , I am using Altera CYCLONE III ,I have implemented NIOS II + Onchip memory + SSRAM + Custom MAC (RMII Mode).I want to configure the PHY to RMII Mode.For that I think I have to connect 50 M...Show More
Altera_ForumHonored Contributor16 years agoDid you have a look at the schematic? Where is that pin connected?
Recent DiscussionsConstraints not being picked for DCFIFOF-Tile xcvr placement on DK-DEV-AGF023FACyclone-V SCFIFO with M10K/MLAB memory - adding ECCAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedConnecting Intel Agilex FPGA to DE1-SoC via Hub