Altera_ForumHonored Contributor16 years agoPCIE ro DDR2 reference design simulation Hi friends, I tried to run the PCIE to DDR2 reference design simulation using the Modelsim-Altera verison. My system was halted during the simulation. Any one has this kind of problem? ...Show More
Altera_ForumHonored Contributor16 years agoHi... I found the reason... Please upgrade to Modelsim 6.5 version.
Recent DiscussionsCan't generate F-Tile Ethernet Hard IP Design ExampleMAX10 TSE reference designAccessing registers in the PCIE IP beyond MCDMA using system consoleConstraints not being picked for DCFIFOCyclone IV GX project failed migration from 20.1 to 23.1std