Altera_ForumHonored Contributor16 years agoPCIE ro DDR2 reference design simulation Hi friends, I tried to run the PCIE to DDR2 reference design simulation using the Modelsim-Altera verison. My system was halted during the simulation. Any one has this kind of problem? ...Show More
Altera_ForumHonored Contributor16 years agoHi... I found the reason... Please upgrade to Modelsim 6.5 version.
Recent DiscussionsAgilex‑7 F‑Tile Dynamic Reconfiguration Conflict Between HDMI and SDI RXPCIe Gen6 Layout GuidelinesHow to handle tx_st_ready for Cyclone V PCIeStratix 10 fPLL is cascade source mode doesn't lockmipi csi2 tx, upper limit of video width