Altera_ForumHonored Contributor10 years agoPCIE Gen1 and Gen2 negotiation I've got a board, that sometimes powers up with the BIOS recognising 4 lanes at Gen 2 and sometimes the BIOS only recognises 4 lanes at Gen 1. I'm using a Cyclone 5 CST part, and the hard IP control...Show More
Altera_ForumHonored Contributor10 years agoProbably some signal integrity issue causing the Gen2 data rate to fail during negotiation.
Recent DiscussionsCyclone 10 GX IBIS-AMI modelsPCIe Enumeration Failure for CXL IPCan't generate F-Tile Ethernet Hard IP Design ExampleAgilex 7 slew rate reconfigurationConstraints not being picked for DCFIFO