Altera_ForumHonored Contributor11 years agoPCIe Cyclone V Root Port RP_MasterHI, does anybody know what the RP_Master Port is used for? It´s not mentioned in the Hard IP user´s guide. In the example´s the port is connected to memory, does anybody know why? Thanks, Holger
Recent DiscussionsALT PLL GUI MESSDED UP ON INVOCATIONWhere is High Speed Transceiver Demo Design in FPGA Wiki ?Transceiver data corruptionMAX10 TSE reference designCan't generate F-Tile Ethernet Hard IP Design Example