Altera_ForumHonored Contributor14 years agoPCIe BAR size must be larger than Avalon size I'm using PCIe hard ip with SOPC builder with an Avalon MM conduit to my slave application logic. The size of the memory map on the conduit is 2M so I set my Avalon size in SOPC to 2 pages at 1M each...Show More
Recent DiscussionsCan't generate F-Tile Ethernet Hard IP Design ExampleMAX10 TSE reference designAccessing registers in the PCIE IP beyond MCDMA using system consoleConstraints not being picked for DCFIFOCyclone IV GX project failed migration from 20.1 to 23.1std