Forum Discussion
Altera_Forum
Honored Contributor
13 years agoI can't test it with gate-level simulation so I have to use RTL. Since timing is not even checked in RTL, I guess that I could add that extra logic in since it won't affect anything until I actually compile the design.