Altera_ForumHonored Contributor17 years agoOpenCore Plus and Signal Tap Howdy! I'm using an OpenCore Plus IP at the moment and would like to look at two signals in signal tap. My problem is that I am not allowed to open the signal tap window once the FPGA is progra...Show More
Recent DiscussionsWhere is High Speed Transceiver Demo Design in FPGA Wiki ?Technical Inquiry regarding DPCU Block for CPRI IP Single-Trip Delay CalibrationI want to use a lot of 10GBase-R PHY on an Agilex 5 EJESD240B - No licenseRegarding MIPI CSI 2 TX