Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Onchip RAM Corrupted by Reset

Hi, I currently have a large system that I have been developing for the last year or so. Until now I have been uploading a sof file to the FPGA, and then using eclipse to upload Nios code to an...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Noted TCWORLD.

Good luck in debugging. SignalTap would be able to give you more visibility on what is happening during the PCIE soft reset.