Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Onchip RAM Corrupted by Reset

Hi, I currently have a large system that I have been developing for the last year or so. Until now I have been uploading a sof file to the FPGA, and then using eclipse to upload Nios code to an...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Is the Onchip RAM get shared with other masters as well? Maybe PCIe?

If you perform Cold boot, can it work again?

The end of the RAM is usually where the Nios stack is, therefore, you should see some kind of random data if both the instruction and data masters are sharing the same RAM.

However, I did notice that you stated you have 2 RAM each for data and instruction. Can you check the linker and see where does the stack goes? You can check this by running the nios2-bsp-editor. The tool has some kind of preference to choose larger memory as its data memory even though you have separate data memory.

RAM corruption is very low probability (unless you are always lucky). Does the issue reproducible every time the computer restarts?