Forum Discussion
Altera_Forum
Honored Contributor
16 years agoI was referring to the port setting in the design top, that isn't set necessarily by the SOPC builder. But your report sounds like it's a different issue. Stratix III has I/O cells similar to other FPGA families, thus I don't see a basic difference. But I fear, I can't help in this regard.