Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Nios II address range issue

Hi everybody, I am using SOPC to built avalon interface for my custom external logic.i have selected NiosII as master and my custom logic as slave.Using new component Wizard, I have added signal a...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Both the Instruction and Data master ports of the Nios II processor are used to address memory. Each master has a 32-bit address space but the highest bit is used by the Nios II processor to bypass the cache.

Jake