Altera_ForumHonored Contributor9 years agoMultichannel Fir Compiler ii problem. Dear Sirs and Madams, I have some problem with Fir Compiler II. When i set max number of channels 2, Clock Rate 120MHz and Input Sample Rate 60MSPS filter works perfect but when i change input s...Show More
Altera_ForumHonored Contributor9 years agoI think there is some bug in FIr Compiler when MSPS to clock ratio is high.
Recent DiscussionsAgilex 7 slew rate reconfigurationSolvedAgilex-7 AXI MCDMA for PCIe hangConstraints not being picked for DCFIFOCan't generate F-Tile Ethernet Hard IP Design ExampleMAX10 TSE reference design