Altera_ForumHonored Contributor9 years agoMultichannel Fir Compiler ii problem. Dear Sirs and Madams, I have some problem with Fir Compiler II. When i set max number of channels 2, Clock Rate 120MHz and Input Sample Rate 60MSPS filter works perfect but when i change input s...Show More
Altera_ForumHonored Contributor9 years agoI think there is some bug in FIr Compiler when MSPS to clock ratio is high.
Recent DiscussionsAvalon Transaction Responses & BridgesSerialLite II license for Arria10 FPGAAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedCORDIC ATan2 Failed to GenerateConfigurable transceiver enableSolved