Altera_ForumHonored Contributor10 years agomSGDMA response FIFO stucks if receives 256...512 bytes I use Quartus II 64-Bit Version 15.02 Build 153 mSGDMA is used in ST to MM mode http://www.alteraforum.com/forum/attachment.php?attachmentid=11724&stc=1 in the Control register set bits DES...Show MoremSGDMA_settings.jpg19 KB
Altera_ForumHonored Contributor10 years agoAren't you monitoring the ready signal in the stream source too?
Recent DiscussionsAccess to RLC data for Agilex5 IBIS ModelsAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedAgilex 7 I Series Development Kit: External hardware access error when programmingInquiry: Reference Clock Jitter Limits for 1G Operation on Agilex 5F-tile 10GBASE-R firecode FEC IP (Agilex 7)