Altera_ForumHonored Contributor9 years agomSG-DMA IRQ could not be cleared Hi, I encountered the case that the IRQ bit in mSG-DMA status could not be cleared. I supplied descriptors for the MM-ST direction. The transfer size is small as 256Bytes. Every descriptor gener...Show More
Altera_ForumHonored Contributor9 years agoFascinating. Have you tried a SignalTap on the valid and interrupt lines?
Recent DiscussionsSerialLite II license for Arria10 FPGAAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedCORDIC ATan2 Failed to GenerateConfigurable transceiver enableSolvedWhere is High Speed Transceiver Demo Design in FPGA Wiki ?