Altera_ForumHonored Contributor14 years agoMPFE integrated in DDR3 Controller with UniPHY In the new Quartus 11.1 QSYS, I am happy to see that the Multiple Port Front End (MPFE) is included in the UniPHY DDR3 SDRAM Controller IP. However, I don't understand how to configure it. See ...Show MoreDDR3_Uniphy.JPG177 KB
Recent DiscussionsConstraints not being picked for DCFIFOF-Tile xcvr placement on DK-DEV-AGF023FACyclone-V SCFIFO with M10K/MLAB memory - adding ECCAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedConnecting Intel Agilex FPGA to DE1-SoC via Hub