Forum Discussion

AVovk's avatar
AVovk
Icon for New Contributor rankNew Contributor
6 years ago
Solved

Modelsim error on altera_onchip_flash_block - Error: (vsim-3033): Instantiation of 'altera_onchip_flash_block' failed. The design unit was not found.

Hello. I'm trying to simulate project with getting data from OnChipFlash. I'm using the Lite edition of Quartus 17.0.2 and ModelSim - INTEL FPGA STARTER EDITION 10.5b. I create testbench file to s...
  • KennyT_altera's avatar
    KennyT_altera
    6 years ago

    You make the AC_meas_tb as the testbench. Can you check inside the AC_meas_tb.v files, what is your module name there? currently, the tools are complaining the testbench issue.

AVovk's avatar
AVovk
Icon for New Contributor rankNew Contributor
6 years ago

Thanks for answer.

You are right, the problem is with the paths.

I changed the lines as follows:

eval vlog $ USER_DEFINED_VERILOG_COMPILE_OPTIONS $ USER_DEFINED_COMPILE_OPTIONS "$ QSYS_SIMDIR /../../ main.v"

eval vlog $ USER_DEFINED_VERILOG_COMPILE_OPTIONS $ USER_DEFINED_COMPILE_OPTIONS "$ QSYS_SIMDIR /../../ AC_meas_tb.v"

Now all modules are compiled without errors after command:

source msim-setup.tcl,

ld,

but an error is thrown at the end:

# vsim -t ps -L work -L work_lib -L onchip_flash_0 -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver AC_meas_tb

# Start time: 09:02:11 on Feb 27,2020

# ** Error: (vsim-3170) Could not find 'AC_meas_tb'.

# Searched libraries:

******

# Error loading design

# Error: Error loading design

# Pausing macro execution

# MACRO ./AC_meas_NIOS_run_msim_rtl_verilog.do PAUSED at line 24

I do not understand which "AC_meas_tb" the simulator does not find.

PS If I start RTL simalation from Qaurtus I get error "Error: (vsim-3033): Instantiation of 'altera_onchip_flash_block' failed".