Altera_ForumHonored Contributor11 years agoMAX10, Reading and Writing to the flash Tools> Qsys > Basic Functions > On-chip Memory > Altera Onchip Flash It will generate the verilog files once you go through selecting how you would like to configure the flash.Show More
Recent DiscussionsWhy the Error Response Slave IP cannot work for Agilex 5 SOC FPGA?Agilex 7 I F-Tile Direct PHY: example TB doesn't workAbout the System PLL in Agilex 5Agilex 7 F-Tile 200G hard IP de-feature clarificationAgilex7 F-TILE ethernet hard IP 200GSolved