Altera_ForumHonored Contributor11 years agoMAX10, Reading and Writing to the flash Tools> Qsys > Basic Functions > On-chip Memory > Altera Onchip Flash It will generate the verilog files once you go through selecting how you would like to configure the flash.Show More
Recent DiscussionsAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedAgilex 7 slew rate reconfigurationSolvedAgilex-7 AXI MCDMA for PCIe hangConstraints not being picked for DCFIFOCan't generate F-Tile Ethernet Hard IP Design Example