Forum Discussion

Honored Contributor

11 years ago

MAX10, Reading and Writing to the flash

Tools> Qsys > Basic Functions > On-chip Memory > Altera Onchip Flash It will generate the verilog files once you go through selecting how you would like to configure the flash.

Altera_Forum

Honored Contributor

11 years ago

Do you have a link to the video/step by step instructions?

Forum Discussion

MAX10, Reading and Writing to the flash

Recent Discussions

Why the Error Response Slave IP cannot work for Agilex 5 SOC FPGA?

Agilex 7 I F-Tile Direct PHY: example TB doesn't work

About the System PLL in Agilex 5

Agilex 7 F-Tile 200G hard IP de-feature clarification

Agilex7 F-TILE ethernet hard IP 200G